Minimal runtime / startup for RISC-V CPU's.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
bors[bot] 0aa40bb549
Merge #40
3 years ago
.github A unified contributing experience. 4 years ago
bin Regenerate binaries 3 years ago
ci Fix build 3 years ago
examples Simple typo fix 3 years ago
macros [macros] Bump version (0.1.6) 4 years ago
src Bump version from 0.6.0 to 0.6.1 3 years ago
.gitignore Ignore temporary bin/* files 4 years ago
.travis.yml Add MSRV policy 4 years ago
CODE_OF_CONDUCT.md Rename RISCV to RISC-V 4 years ago
Cargo.toml Bump version from 0.6.0 to 0.6.1 3 years ago
README.md Rename RISCV to RISC-V 4 years ago
asm.S Add support for 64-bit registers in _start_trap 3 years ago
asm.h Add support for 64-bit registers in _start_trap 3 years ago
assemble.sh Generate binaries for riscv64 targets 4 years ago
build.rs Get rid of inline assembly 4 years ago
check-blobs.sh Get rid of inline assembly 4 years ago
link.x link.x: Add .sdata2 sections 3 years ago

README.md

crates.io crates.io Build Status

riscv-rt

Minimal runtime / startup for RISC-V CPU's.

This project is developed and maintained by the RISC-V team.

Documentation

License

Copyright 2018 RISC-V team

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.

THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

Code of Conduct

Contribution to this crate is organized under the terms of the Rust Code of Conduct, the maintainer of this crate, the RISC-V team, promises to intervene to uphold that code of conduct.